JOURNAL ARTICLE
A Case Study of a RISC-V processor with Dynamically Reconfigurable Custom Instructions
Keywords:
Reduced instruction set computing Computer science Embedded system Computer architecture Operating system Instruction set Parallel computing
Metrics
0
Cited By
0.00
FWCI (Field Weighted Citation Impact)
3
Refs
0.36
Citation Normalized Percentile
Is in top 1%
Is in top 10%
Topics
Embedded Systems Design Techniques
Physical Sciences → Computer Science → Hardware and Architecture
Parallel Computing and Optimization Techniques
Physical Sciences → Computer Science → Hardware and Architecture
Interconnection Networks and Systems
Physical Sciences → Computer Science → Computer Networks and Communications
Related Documents
JOURNAL ARTICLE
A RISC-V Processor with Custom Instructions for Spiking Neural Network Acceleration
Feihong DongLin-Jie JiangCunyang LuanRong SunYongkui Yang
Year: 2024 Pages: 222-223
BOOK-CHAPTER
A Time Series Data Compression Co-processor Based on RISC-V Custom Instructions
Lecture notes in computer science Year: 2024 Pages: 439-454
JOURNAL ARTICLE
Labidus: RISC-V Overlay with Streaming Asynchronous Custom Instructions
Gongjin SunSeongyoung KangJijiang HeSe-Min LimSang-Woo Jun
Year: 2025 Pages: 57-64
JOURNAL ARTICLE
A RISC-V SoC With Reconfigurable Custom Instructions on a Synthesized eFPGA Fabric in 22nm FinFET
Prashanth MohanSiddharth DasKen Mai
Journal: IEEE Solid-State Circuits Letters Year: 2025 Vol: 8 Pages: 321-324
JOURNAL ARTICLE
RISC-V Processor Trace Encoder with Multiple Instructions Retirement Support
Halil KüknerGokhan KaplayanAhmet EfeMehmet Ali Gülden
Year: 2022 Pages: 1-6