JOURNAL ARTICLE

Ultra Low Temperature High Aspect Ratio Oxide Punch Through Etching

Abstract

BCD (Bipolar - CMOS - DMOS) [1]–[5] products have been widely used as power management chips. Oxide punch through etching is an important process in the BCD flow, directly affecting silicon deposition, thereby affecting the grounding of the substrate. This layer requires a high Oxide / Silicon selectivity to prevent Silicon recess, as well as minimal consumption of the oxide liner for sidewall to prevent poly gap fill from generating void. This paper introduces an ultra-low temperature oxide etching method. Although the aspect ratio exceeds 4X:1, the sidewalls of the oxide liner are almost not consumed, and a high Oxide / Silicon selection ratio greater than 10X is achieved, perfectly meeting the requirements.

Keywords:
Oxide Etching (microfabrication) Materials science Silicon Substrate (aquarium) Silicon oxide Optoelectronics Nanotechnology Layer (electronics) Metallurgy

Metrics

0
Cited By
0.00
FWCI (Field Weighted Citation Impact)
3
Refs
0.05
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Topics

Electrostatic Discharge in Electronics
Physical Sciences →  Engineering →  Electrical and Electronic Engineering
Advancements in Semiconductor Devices and Circuit Design
Physical Sciences →  Engineering →  Electrical and Electronic Engineering
Semiconductor materials and devices
Physical Sciences →  Engineering →  Electrical and Electronic Engineering

Related Documents

JOURNAL ARTICLE

Challenges of High Aspect Ratio Oxide Etching

Daniel KoehlerDominik Fischer

Journal:   ECS Transactions Year: 2008 Vol: 13 (8)Pages: 47-54
JOURNAL ARTICLE

Challenges of High Aspect Ratio Oxide Etching

Daniel KoehlerDominik Fischer

Journal:   ECS Meeting Abstracts Year: 2008 Vol: MA2008-01 (19)Pages: 747-747
JOURNAL ARTICLE

Crystallographic Silicon-Etching for Ultra-High Aspect-Ratio FinFET

Vladimir JovanovićTomislav SuligojLis K. Nanver

Journal:   ECS Transactions Year: 2008 Vol: 13 (1)Pages: 313-320
JOURNAL ARTICLE

Crystallographic Silicon-Etching for Ultra-High Aspect-Ratio FinFET

Vladimir JovanovićTomislav SuligojLis K. Nanver

Journal:   ECS Meeting Abstracts Year: 2008 Vol: MA2008-01 (16)Pages: 644-644
© 2026 ScienceGate Book Chapters — All rights reserved.