Daniel A. KoosJulia SvirchevskiD. J. VitkavageDavid Grube HansenKaren A. ReinhardtFrank HuangMarie MitchelGuang Ying Zhang
Introduction Cleaning is required following CMP (chemical mechanical planarization) to remove particles as well as metallic and organic contamination. Particle and contamination requirements tighten with each successive technology generation, and the cleaning of wafers becomes more complicated and more critical [1]. Smaller size particles must be removed from the wafer surface as linewidths decrease while lower and lower contamination levels must be achieved as device electrical parameters tighten. Metal contamination on the dielectric surface may cause dielectric leakage and any metals that affect the electrical properties of silicon must be removed from the surface. In addition, constraints on the aggressive nature of the cleaning process are increased. For example, the amount of material removed in the cleaning process and the resulting surface roughness must be precisely controlled.
Daniel A. KoosJulia SvirchevskiD. J. VitkavageDavid Grube HansenKaren A. ReinhardtFrank T. HuangMarie MitchelGuang Ying Zhang
N. ElbelShumin WangAmit SangerD. HadawiCh. Held
Donald DussaultMark BeckFrank FournelChristophe Morales