Localization of a Robot on FPGA with 5-Stage Pipeline RISC-V CPU
Dr. Jayanthi P NDeepika MMrudhul M JS VedramSai Surya Sreekar Mulukutla
Abstract
Custom silicon presents an untapped opportunity for addressing complex challenges in robotics, offering optimized performance and efficiency. RISC-V, a novel and open-source Instruction Set Architecture (ISA), has been gaining rapid traction due to its flexibility and adaptability. This work aims to explore the capabilities of RISC-V in the field of robotics by implementing robotics solutions on an FPGA. By leveraging the reconfigurability of FPGAs and the extensibility of RISC-V, this study demonstrates the potential of custom silicon for real-time, efficient, and scalable robotic applications. The results highlight the feasibility and advantages of RISC-V-based hardware accel-eration in robotics, paving the way for future innovations in the domain.
Metrics
Topics
Related Documents
Localization of a Robot on FPGA with 5-Stage Pipeline RISC-V CPU
K. GeethaM. DeepikaM J MrudhulS Vedram
Localization of a Robot on FPGA with 5-Stage Pipeline RISC-V CPU
Dr. Jayanthi P NDeepika MMrudhul M JS VedramSai Surya Sreekar Mulukutla
Implementing RISC-V processor with three-stage pipeline on FPGA
Qiao ZuoYujie LiWei LiangFan JianningKu HongxuXiaodong ZhangChong Shen
Research on dual stage pipeline MCU based on RISC-V on FPGA
Yujie LiZuo QiaoWei LiangLingjie LiHaokang ZhangXiaodong ZhangChong Shen
Design and Implementation of High-Performance RISC-V Processor with Five Stage Pipeline on FPGA
B. V. V. SatyanarayanaN.V. MadhuK. Srinivas