JOURNAL ARTICLE

Research on dual stage pipeline MCU based on RISC-V on FPGA

Keywords:
Microcontroller Pipeline (software) Reduced instruction set computing Field-programmable gate array Dual (grammatical number) Computer science Embedded system Stage (stratigraphy) Computer hardware Parallel computing Operating system Instruction set Geology

Metrics

1
Cited By
0.64
FWCI (Field Weighted Citation Impact)
5
Refs
0.58
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Citation History

Topics

Embedded Systems and FPGA Design
Physical Sciences →  Engineering →  Control and Systems Engineering
Advanced Algorithms and Applications
Physical Sciences →  Engineering →  Control and Systems Engineering
Embedded Systems and FPGA Applications
Physical Sciences →  Engineering →  Electrical and Electronic Engineering

Related Documents

BOOK-CHAPTER

Implementation of FPGA-Based 3 Stage Pipelined RISC-V

Shital PawarSaayonee DhepeDivya LothePrasanna GebiseAbhay Chopde

Smart innovation, systems and technologies Year: 2024 Pages: 147-159
JOURNAL ARTICLE

Localization of a Robot on FPGA with 5-Stage Pipeline RISC-V CPU

K. GeethaM. DeepikaM J MrudhulS Vedram

Journal:   INTERANTIONAL JOURNAL OF SCIENTIFIC RESEARCH IN ENGINEERING AND MANAGEMENT Year: 2025 Vol: 09 (03)Pages: 1-9
JOURNAL ARTICLE

Localization of a Robot on FPGA with 5-Stage Pipeline RISC-V CPU

Dr. Jayanthi P NDeepika MMrudhul M JS VedramSai Surya Sreekar Mulukutla

Journal:   Zenodo (CERN European Organization for Nuclear Research) Year: 2025
JOURNAL ARTICLE

Localization of a Robot on FPGA with 5-Stage Pipeline RISC-V CPU

Dr. Jayanthi P NDeepika MMrudhul M JS VedramSai Surya Sreekar Mulukutla

Journal:   Zenodo (CERN European Organization for Nuclear Research) Year: 2025
© 2026 ScienceGate Book Chapters — All rights reserved.