JOURNAL ARTICLE
Automatic Adder Tree Re-Synthesis Tool for Digital Compute-in-Memory Low-Power Optimization
Keywords:
Adder Computer science Tree (set theory) Parallel computing Power (physics) Computer architecture Arithmetic Mathematics Telecommunications
Metrics
0
Cited By
0.00
FWCI (Field Weighted Citation Impact)
0
Refs
0.13
Citation Normalized Percentile
Is in top 1%
Is in top 10%
Topics
Parallel Computing and Optimization Techniques
Physical Sciences → Computer Science → Hardware and Architecture
Related Documents
JOURNAL ARTICLE
LSAC: A Low-Power Adder Tree for Digital Computing-in-Memory by Sparsity and Approximate Circuits Co-Design
Chaojie HeZi WangFeibin XiangZhuoyu DaiYifan HeJinshan YueYongpan Liu
Journal: IEEE Transactions on Circuits & Systems II Express Briefs Year: 2023 Vol: 71 (2)Pages: 852-856
JOURNAL ARTICLE
A 28 nm 16-kb Sign-Extension-Less Digital-Compute-in-Memory Macro With Extension-Friendly Compute Units and Accuracy-Adjustable Adder-Tree
Xin SiFangyuan DongShengnan HeYuhui ShiAnran YinHui GaoXiang Li
Journal: IEEE Transactions on Very Large Scale Integration (VLSI) Systems Year: 2024 Vol: 32 (11)Pages: 2164-2168
JOURNAL ARTICLE
A low power 32-bit quaternary-tree adder
Nadida Ghassan. RaadMohammad M. Mansour
Year: 2011 Pages: 1-2
JOURNAL ARTICLE
Low power optimization of full adder, 4-bit BCD adder
Journal: International Journal of Advanced Research in Science and Technology Year: 2015 Pages: 294-297