BOOK-CHAPTER
Feedforward Architectures for Parallel Viterbi Decoding
Keywords:
Viterbi algorithm Soft output Viterbi algorithm Computer science Bottleneck Viterbi decoder Feed forward Parallel computing Modular design Decoding methods Speedup Latency (audio) Sequential decoding Algorithm Embedded system Control engineering Engineering Telecommunications
Metrics
3
Cited By
0.54
FWCI (Field Weighted Citation Impact)
30
Refs
0.69
Citation Normalized Percentile
Is in top 1%
Is in top 10%
Citation History
Topics
Algorithms and Data Compression
Physical Sciences → Computer Science → Artificial Intelligence
Error Correcting Code Techniques
Physical Sciences → Computer Science → Computer Networks and Communications
Advanced Wireless Communication Techniques
Physical Sciences → Engineering → Electrical and Electronic Engineering
Related Documents
JOURNAL ARTICLE
Feedforward architectures for parallel viterbi decoding
Journal: The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology Year: 1991 Vol: 3 (1-2)Pages: 105-119
JOURNAL ARTICLE
Cascaded feedforward architectures for parallel Viterbi decoding
Year: 2002 Pages: 978-981
JOURNAL ARTICLE
A parallel Viterbi decoding algorithm
Journal: Concurrency and Computation Practice and Experience Year: 2001 Vol: 13 (2)Pages: 95-102
JOURNAL ARTICLE
Algorithms and architectures for concurrent Viterbi decoding
H.-D. LinDavid G. Messerschmitt
Year: 2003 Pages: 836-840
JOURNAL ARTICLE
High-speed VLSI architectures for soft-output Viterbi decoding
Year: 2003 Vol: 44 Pages: 373-384