BOOK

The gm/ID Methodology, A Sizing Tool for Low-voltage Analog CMOS Circuits

Keywords:
CMOS Sizing Analogue electronics Electronic circuit Electronic engineering Voltage Computer science Electrical engineering Engineering Chemistry

Metrics

125
Cited By
1.55
FWCI (Field Weighted Citation Impact)
1
Refs
0.94
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Citation History

Topics

Advancements in Semiconductor Devices and Circuit Design
Physical Sciences →  Engineering →  Electrical and Electronic Engineering
Low-power high-performance VLSI design
Physical Sciences →  Engineering →  Electrical and Electronic Engineering

Related Documents

JOURNAL ARTICLE

Sizing low-voltage CMOS analog circuits

P.G.A. Jespers

Year: 2007 Vol: 31 Pages: 752-755
JOURNAL ARTICLE

Sizing low-voltage, low-power CMOS analog circuits

P.G.A. Jespers

Year: 2011 Vol: 31 Pages: 5-8
JOURNAL ARTICLE

Low-voltage CMOS analog circuits

B.J. HostickaW. BrockherdeDirk HammerschmidtRainer Kokozinski

Journal:   IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications Year: 1995 Vol: 42 (11)Pages: 864-872
© 2026 ScienceGate Book Chapters — All rights reserved.