JOURNAL ARTICLE

Experiments with ABIST test methodology applied to path delay fault testing

Abstract

This paper presents SIC based test stimuli with Arithmetic Built in Self-Test (ABIST) concept in order to detect the path delay faults. The presented generator with ABIST stimuli is quite useful for detecting the K-longest path-delay faults of the microprocessor. This paper extends the work of Ø. Gjermundnes and presents its application and validation to the Intel 8051 microprocessor. The experimental results of this work with the given test case microprocessor allows us to validate the proposed test method is effective by the obtained fault coverage.

Keywords:
Microprocessor Computer science Path (computing) Built-in self-test Fault coverage Fault (geology) Automatic test pattern generation Generator (circuit theory) Test method Test (biology) Fault detection and isolation Embedded system Reliability engineering Engineering Power (physics) Electronic circuit Electrical engineering Mathematics Artificial intelligence

Metrics

2
Cited By
0.23
FWCI (Field Weighted Citation Impact)
12
Refs
0.61
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Citation History

Topics

VLSI and Analog Circuit Testing
Physical Sciences →  Computer Science →  Hardware and Architecture
Integrated Circuits and Semiconductor Failure Analysis
Physical Sciences →  Engineering →  Electrical and Electronic Engineering
Physical Unclonable Functions (PUFs) and Hardware Security
Physical Sciences →  Computer Science →  Hardware and Architecture

Related Documents

JOURNAL ARTICLE

Path delay fault testing using test points

Spyros TragoudasNathan Denny

Journal:   ACM Transactions on Design Automation of Electronic Systems Year: 2003 Vol: 8 (1)Pages: 1-10
JOURNAL ARTICLE

Design of a path delay fault simulator for evaluation of abist generated stimuli

Øystein GjermundnesE.J. Aas

Journal:   Research in Microelectronics and Electronics, 2005 PhD Year: 2005 Vol: 2 Pages: 107-110
JOURNAL ARTICLE

An implicit path-delay fault diagnosis methodology

Sanjeevikumar PadmanabanSpyros Tragoudas

Journal:   IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Year: 2003 Vol: 22 (10)Pages: 1399-1408
JOURNAL ARTICLE

Path Unselection for Path Delay Fault Test Generation

Irith Pomeranz

Journal:   IEEE Transactions on Very Large Scale Integration (VLSI) Systems Year: 2022 Vol: 31 (2)Pages: 267-275
© 2026 ScienceGate Book Chapters — All rights reserved.