JOURNAL ARTICLE

Algorithm and VLSI architecture for high performance adaptive video scaling

Arun RaghupathyNitin ChandrachoodanK.J. Ray Liu

Year: 2003 Journal:   IEEE Transactions on Multimedia Vol: 5 (4)Pages: 489-502   Publisher: Institute of Electrical and Electronics Engineers

Abstract

We propose an efficient high-performance scaling algorithm based on the oriented polynomial image model. We develop a simple classification scheme that classifies the region around a pixel as an oriented or nonoriented block. Based on this classification, a nonlinear oriented interpolation is performed to obtain high quality video scaling. In addition, we also propose a generalization that can perform scaling for arbitrary scaling factors. Based on this algorithm, we develop an efficient architecture for image scaling. Specifically, we consider an architecture for scaling a Quarter Common Intermediate Format (QCIF) image to 4CIF format. We show the feasibility of the architecture by describing the various computation units in a hardware description language (Verilog) and synthesizing the design into a netlist of gates. The synthesis results show that an application specific integrated circuit (ASIC) design which meets the throughput requirements can be built with a reasonable silicon area.

Keywords:
Computer science Netlist Application-specific integrated circuit Image scaling Very-large-scale integration Scaling Verilog Algorithm Block (permutation group theory) Pixel Computer architecture Computer engineering Parallel computing Computer hardware Image processing Image (mathematics) Embedded system Artificial intelligence Field-programmable gate array

Metrics

9
Cited By
0.79
FWCI (Field Weighted Citation Impact)
15
Refs
0.74
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Citation History

Topics

Image and Signal Denoising Methods
Physical Sciences →  Computer Science →  Computer Vision and Pattern Recognition
Advanced Image Processing Techniques
Physical Sciences →  Computer Science →  Computer Vision and Pattern Recognition
Digital Filter Design and Implementation
Physical Sciences →  Computer Science →  Signal Processing

Related Documents

JOURNAL ARTICLE

High-performance VLSI architecture for adaptive scaling

Philip P. Dang

Journal:   Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE Year: 2006 Vol: 6063 Pages: 60630C-60630C
JOURNAL ARTICLE

High-performance VLSI architecture for video processing

H. NavarroJuan A. Montiel–NelsonJ. SosaJosé C. GarcíaRoberto SarmientoSaeid Nooshabadi

Journal:   Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE Year: 2003 Vol: 5117 Pages: 175-175
JOURNAL ARTICLE

High-performance VLSI architecture for the Viterbi algorithm

M. BóoFrancisco ArgüelloJ.D. BrugueraRamón DoalloEmilio L. Zapata

Journal:   IEEE Transactions on Communications Year: 1997 Vol: 45 (2)Pages: 168-176
© 2026 ScienceGate Book Chapters — All rights reserved.