JOURNAL ARTICLE

Parallel algorithms for addition and multiplication on processor arrays with reconfigurable bus systems

P. ThangavelV. P. Muthuswamy

Year: 1993 Journal:   Information Processing Letters Vol: 46 (2)Pages: 89-94   Publisher: Elsevier BV
Keywords:
Computer science Parallel computing Matrix multiplication Scalability Multiplication (music) Operand Parallel algorithm Computation Algorithm Inefficiency Cost efficiency Analysis of parallel algorithms Mathematics

Metrics

8
Cited By
0.00
FWCI (Field Weighted Citation Impact)
15
Refs
0.22
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Topics

Parallel Computing and Optimization Techniques
Physical Sciences →  Computer Science →  Hardware and Architecture
Interconnection Networks and Systems
Physical Sciences →  Computer Science →  Computer Networks and Communications
Low-power high-performance VLSI design
Physical Sciences →  Engineering →  Electrical and Electronic Engineering

Related Documents

JOURNAL ARTICLE

Cost‐effective algorithms for processor arrays with reconfigurable bus systems

Shun‐Shii Lin

Journal:   Journal of the Chinese Institute of Engineers Year: 1994 Vol: 17 (2)Pages: 279-288
JOURNAL ARTICLE

Parallel Algorithms on Processor Arrays with Buses

浩嗣 中野

Journal:   OUKA (Osaka University Knowledge Archive) (Osaka University) Year: 1992
© 2026 ScienceGate Book Chapters — All rights reserved.