VLSI architecture for parallel radix-4 CORDIC

B. Lakshmi; Anindya Sundar Dhar

doi:10.1016/j.micpro.2012.12.001

ScienceGate Book Chapters

JOURNAL ARTICLE

VLSI architecture for parallel radix-4 CORDIC

B. Lakshmi Anindya Sundar Dhar

Year: 2012 Journal: Microprocessors and Microsystems Vol: 37 (1)Pages: 79-86 Publisher: Elsevier BV

DOI: 10.1016/j.micpro.2012.12.001

Get Full-Text PDF Get Analytical Report

Keywords:

CORDIC Computer science VHDL Very-large-scale integration Parallel computing Field-programmable gate array Computer hardware Arithmetic Embedded system Mathematics

Metrics

Cited By

1.34

FWCI (Field Weighted Citation Impact)

Refs

0.81

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Numerical Methods and Algorithms

Physical Sciences → Computer Science → Computational Theory and Mathematics

Digital Filter Design and Implementation

Physical Sciences → Computer Science → Signal Processing

Cryptography and Residue Arithmetic

Physical Sciences → Computer Science → Information Systems

VLSI architecture for parallel radix-4 CORDIC

Metrics

Citation History

Topics

Related Documents

VLSI architecture for low latency radix-4 CORDIC

Low Latency VLSI Architecture for the Radix-4 CORDIC Algorithm

A VLSI array CORDIC architecture

High-radix CORDIC algorithms for VLSI signal processing

Radix-4 CORDIC algorithm based low-latency and hardware efficient VLSI architecture for Nth root and Nth power computations