JOURNAL ARTICLE
Architecture of a high-performance stereo vision VLSI processor
Masanori HariyamaSeung Hwan LeeMichitaka Kameyama
Year: 2000 Journal: Advanced Robotics Vol: 14 (5)Pages: 329-332 Publisher: Taylor & Francis
Abstract
Click to increase image sizeClick to decrease image sizeKeywords: THREE-DIMENSIONAL INSTRUMENTATIONHIERARCHICAL MEMORY SYSTEMHIGH-LEVEL SYNTHESIS
Keywords:
Very-large-scale integration Stereopsis Computer science Artificial intelligence Architecture Computer vision Computer architecture Computer graphics (images) Embedded system Visual arts Art
Metrics
0
Cited By
0.00
FWCI (Field Weighted Citation Impact)
0
Refs
0.08
Citation Normalized Percentile
Is in top 1%
Is in top 10%
Topics
CCD and CMOS Imaging Sensors
Physical Sciences → Engineering → Electrical and Electronic Engineering
Advanced Vision and Imaging
Physical Sciences → Computer Science → Computer Vision and Pattern Recognition
Neural Networks and Applications
Physical Sciences → Computer Science → Artificial Intelligence
Related Documents
JOURNAL ARTICLE
High-Performance VLSI Architecture for Stereo Vision
Journal: Journal of Broadcast Engineering Year: 2013 Vol: 18 (5)Pages: 669-679
JOURNAL ARTICLE
2P1-N3 Implementation of High-Performance Stereo Vision VLSI Processor
Journal: The Proceedings of JSME annual Conference on Robotics and Mechatronics (Robomec) Year: 2001 Vol: 2001 (0)Pages: 65-65
JOURNAL ARTICLE
A single chip VLSI architecture for a real time stereo vision processor
F. JutandSerge MaginotN. DemassieuxHenri Maı̂tre
Year: 2003 Pages: 1965-1968
JOURNAL ARTICLE
Stereo Vision VLSI Processor Based on Pixel-Serial and Window-Parallel Architecture
Masanori HariyamaMichitaka Kameyama
Journal: Journal of Robotics and Mechatronics Year: 2000 Vol: 12 (5)Pages: 521-526
BOOK-CHAPTER
A high-performance single-chip vlsi signal processor architecture
Lecture notes in computer science Year: 1986 Pages: 166-179