AES-RV: Hardware-efficient RISC-V accelerator with low-latency AES instruction extension for IoT security

Van Tinh Nguyen; Phuc Pham; Vu Trung Duong Le; Hoai Luan Pham; Tuan Hai Vu; Thi Diem Tran

doi:10.1587/elex.22.20250329

ScienceGate Book Chapters

JOURNAL ARTICLE

AES-RV: Hardware-efficient RISC-V accelerator with low-latency AES instruction extension for IoT security

Van Tinh Nguyen Phuc Pham Vu Trung Duong Le Hoai Luan Pham Tuan Hai Vu Thi Diem Tran

Year: 2025 Journal: IEICE Electronics Express Vol: 22 (16)Pages: 20250329-20250329 Publisher: Institute of Electronics, Information and Communication Engineers

DOI: 10.1587/elex.22.20250329

Get Full-Text PDF Get Analytical Report

Keywords:

Computer science Embedded system Low latency (capital markets) Latency (audio) AES implementations Computer hardware Advanced Encryption Standard Operating system Cryptography Computer security Computer network Telecommunications

Metrics

Cited By

0.00

FWCI (Field Weighted Citation Impact)

Refs

0.28

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Topics

Advanced Malware Detection Techniques

Physical Sciences → Computer Science → Signal Processing

Embedded Systems Design Techniques

Physical Sciences → Computer Science → Hardware and Architecture

Chaos-based Image/Signal Encryption

Physical Sciences → Computer Science → Computer Vision and Pattern Recognition

AES-RV: Hardware-efficient RISC-V accelerator with low-latency AES instruction extension for IoT security

Metrics

Topics

Related Documents

RISC-V Core with AES-256 Accelerator

Extending a RISC-V core with an AES hardware accelerator to meet IOT constraints

Energy-Efficient Nonvolatile RISC-V CPU with a Custom Instruction-Controlled Accelerator

DESIGNING AN EFFICIENT HARDWARE ACCELERATOR FOR DATA SORTING INTEGRATED WITH A RISC-V

Low-Latency Hardware Masking with Application to AES