Design of FPGA Hardware Accelerator Based on Convolutional Neural Network

Haoran Wang

doi:10.1007/978-981-96-0096-0_31

ScienceGate Book Chapters

BOOK-CHAPTER

Design of FPGA Hardware Accelerator Based on Convolutional Neural Network

Haoran Wang

Year: 2025 Smart innovation, systems and technologies Pages: 393-403 Publisher: Springer Nature

DOI: 10.1007/978-981-96-0096-0_31

Get Full-Text PDF Get Analytical Report

Keywords:

Field-programmable gate array Convolutional neural network Computer science Computer hardware Embedded system Hardware acceleration Computer architecture Artificial intelligence

Metrics

Cited By

0.00

FWCI (Field Weighted Citation Impact)

Refs

0.10

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Topics

Embedded Systems and FPGA Applications

Physical Sciences → Engineering → Electrical and Electronic Engineering

Embedded Systems and FPGA Design

Physical Sciences → Engineering → Control and Systems Engineering

Embedded Systems Design Techniques

Physical Sciences → Computer Science → Hardware and Architecture

Design of FPGA Hardware Accelerator Based on Convolutional Neural Network

Metrics

Topics

Related Documents

FPGA-Based Hardware Accelerator Design for Convolutional Neural Networks

FPGA Design of High-Speed Convolutional Neural Network Hardware Accelerator

Design of Yolov4-Tiny convolutional neural network hardware accelerator based on FPGA

FPGA Based Hardware Accelerator Design for Convolution Process in Convolutional Neural Network

FPGA-based Accelerator for Convolutional Neural Network