A Low-Cost Bit-Serial Hardware Architecture and FPGA implementation of Spiking Neural Network

Thanapol Thongkham; Yutana Jewajinda

doi:10.1109/icsec62781.2024.10770748

ScienceGate Book Chapters

JOURNAL ARTICLE

A Low-Cost Bit-Serial Hardware Architecture and FPGA implementation of Spiking Neural Network

Thanapol Thongkham Yutana Jewajinda

Year: 2024 Pages: 1-4

DOI: 10.1109/icsec62781.2024.10770748

Get Full-Text PDF Get Analytical Report

Keywords:

Computer science Field-programmable gate array Spiking neural network Computer hardware Embedded system Architecture Computer architecture Bit (key) Artificial neural network Artificial intelligence Computer network

Metrics

Cited By

0.37

FWCI (Field Weighted Citation Impact)

Refs

0.58

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Advanced Memory and Neural Computing

Physical Sciences → Engineering → Electrical and Electronic Engineering

Neural dynamics and brain function

Life Sciences → Neuroscience → Cognitive Neuroscience

Neural Networks and Applications

Physical Sciences → Computer Science → Artificial Intelligence

A Low-Cost Bit-Serial Hardware Architecture and FPGA implementation of Spiking Neural Network

Metrics

Citation History

Topics

Related Documents

Fast spiking neural network architecture for low-cost FPGA devices

Hardware implementation of FPGA-based spiking attention neural network accelerator

An Efficient, Low-Cost Routing Architecture for Spiking Neural Network Hardware Implementations

A low-cost and high-speed hardware implementation of spiking neural network

Hardware Implementation of the Simplified Digital Spiking Neural Network on FPGA