A low-cost and high-speed hardware implementation of spiking neural network

Guohe Zhang; Bing Li; Jian‐Xing Wu; Ran Wang; Yazhu Lan; Li Sun; Shaochong Lei; Hai Li; Yiran Chen

doi:10.1016/j.neucom.2019.11.045

ScienceGate Book Chapters

JOURNAL ARTICLE

A low-cost and high-speed hardware implementation of spiking neural network

Guohe Zhang Bing Li Jian‐Xing Wu Ran Wang Yazhu Lan Li Sun Shaochong Lei Hai Li Yiran Chen

Year: 2019 Journal: Neurocomputing Vol: 382 Pages: 106-115 Publisher: Elsevier BV

DOI: 10.1016/j.neucom.2019.11.045

Get Full-Text PDF Get Analytical Report

Keywords:

Speedup Computer science Spiking neural network Lookup table Field-programmable gate array Artificial neural network Neuromorphic engineering MATLAB Process (computing) Computer hardware Kernel (algebra) Artificial neuron Parallel computing Artificial intelligence Computer engineering Operating system

Metrics

Cited By

2.39

FWCI (Field Weighted Citation Impact)

Refs

0.90

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Advanced Memory and Neural Computing

Physical Sciences → Engineering → Electrical and Electronic Engineering

Neural dynamics and brain function

Life Sciences → Neuroscience → Cognitive Neuroscience

Neural Networks and Applications

Physical Sciences → Computer Science → Artificial Intelligence

A low-cost and high-speed hardware implementation of spiking neural network

Metrics

Citation History

Topics

Related Documents

A Low-Cost High-Speed Neuromorphic Hardware Based on Spiking Neural Network

A Low-Cost Bit-Serial Hardware Architecture and FPGA implementation of Spiking Neural Network

Low Cost Implementation of Deep Neural Network on Hardware

An Efficient, Low-Cost Routing Architecture for Spiking Neural Network Hardware Implementations

Conversion of Artificial Neural Network to Spiking Neural Network for Hardware Implementation