Gate-All-Around Silicon Nanowire Field Effect Transistor Behavior at High Gate Voltages
Abstract
This paper presents an observance of a novel phenomenon in gate-all-around field effect transistor (GAAFET) structures with a 1D active semiconducting channel. In this work, a small-diameter silicon nanowire is modeled, and its behavior is studied. The GAAFET device is modeled using an ensemble Monte Carlo (EMC) simulator in which the electrostatic potential landscape in the nanowire is solved self-consistently using the Gauss Law in integral form. The model captures an unexpected operation region. It is observed that after certain voltage values of gate-to-source voltage,Vgs, the device shows a negative differential resistance (NDR), with the current Ids decreasing while increasing Vgs
Metrics
Topics
Related Documents
Junctionless Silicon-Nanowire Gate-All-Around Tunnel Field Effect Transistor
Gate-All-Around Silicon Nanowire Transistor Technology
Vertical Silicon Nanowire Gate-All-Around Field Effect Transistor Based Nanoscale CMOS
Satish MaheshwaramS. K. ManhasGaurav KaushalAnand BulusuNavab Singh
High performance horizontal gate-all-around silicon nanowire field-effect transistors
O ShirakOleg ShtempluckV. KotchtakovG. BahirYuval Yaish