JOURNAL ARTICLE

IMPLEMENTATION OF 24 BIT HIGH SPEED FLOATING POINT VEDIC MULTIPLIER

Year: 2017 Journal:   International Journal of Advance Engineering and Research Development Vol: 4 (05)
Keywords:
Multiplier (economics) Arithmetic Bit (key) Computer science Floating point Mathematics Algorithm Economics Computer security Keynesian economics

Metrics

4
Cited By
1.25
FWCI (Field Weighted Citation Impact)
0
Refs
0.75
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Citation History

Topics

Fluid Dynamics Simulations and Interactions
Physical Sciences →  Engineering →  Computational Mechanics
Ship Hydrodynamics and Maneuverability
Physical Sciences →  Engineering →  Ocean Engineering

Related Documents

JOURNAL ARTICLE

A High Speed Floating Point Multiplier using Vedic Mathematics

Duvvuru Praveen KumarM. Bharathi

Journal:   i-manager s Journal on Circuits and Systems Year: 2014 Vol: 2 (2)Pages: 1-9
JOURNAL ARTICLE

Design of High Speed Single Precision Floating Point Multiplier Using Vedic Mathematics

Mayur Dhait Sneha Khobragade

Journal:   International Journal of Innovative Research in Computer and Communication Engineering Year: 2015 Vol: 03 (07)Pages: 6875-6882
© 2026 ScienceGate Book Chapters — All rights reserved.