Dynamically Reconfigurable Multi-Classifier Architecture on FPGA

Joana Lima Macedo

doi:10.34626/9kaj-zw97

ScienceGate Book Chapters

DISSERTATION

Dynamically Reconfigurable Multi-Classifier Architecture on FPGA

Joana Lima Macedo

Year: 2020 University: Open Repository of the University of Porto (University of Porto) Publisher: Universidade do Porto

DOI: 10.34626/9kaj-zw97

Get Full-Text PDF Get Analytical Report

Keywords:

Field-programmable gate array Architecture Computer architecture Computer science Classifier (UML) Reconfigurable computing Embedded system Artificial intelligence Geography

Metrics

Cited By

0.00

FWCI (Field Weighted Citation Impact)

Refs

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Topics

Embedded Systems Design Techniques

Physical Sciences → Computer Science → Hardware and Architecture

Evolutionary Algorithms and Applications

Physical Sciences → Computer Science → Artificial Intelligence

Neural Networks and Applications

Physical Sciences → Computer Science → Artificial Intelligence

Dynamically Reconfigurable Multi-Classifier Architecture on FPGA

Metrics

Topics

Related Documents

A Dynamically Reconfigurable Asynchronous FPGA Architecture

Implementation of Dynamically Reconfigurable Test Architecture for FPGA Circuits

An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture

Dynamically Reconfigurable Dataflow Architecture for High-Performance Digital Signal Processing on Multi-FPGA Platforms

A design workflow for dynamically reconfigurable multi-FPGA systems