A Dynamically Reconfigurable Asynchronous FPGA Architecture

Xin Jia; Jayanthi Rajagopalan; Ranga Vemuri

doi:10.1007/978-3-540-30117-2_85

ScienceGate Book Chapters

BOOK-CHAPTER

A Dynamically Reconfigurable Asynchronous FPGA Architecture

Xin Jia Jayanthi Rajagopalan Ranga Vemuri

Year: 2004 Lecture notes in computer science Pages: 836-841 Publisher: Springer Science+Business Media

DOI: 10.1007/978-3-540-30117-2_85

Get Full-Text PDF Get Analytical Report

Keywords:

Reconfigurability Control reconfiguration Computer science Asynchronous communication Handshaking Field-programmable gate array Computer architecture Embedded system Architecture Computer hardware Operating system Computer network

Metrics

Cited By

0.84

FWCI (Field Weighted Citation Impact)

Refs

0.67

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Topics

Embedded Systems Design Techniques

Physical Sciences → Computer Science → Hardware and Architecture

Interconnection Networks and Systems

Physical Sciences → Computer Science → Computer Networks and Communications

Low-power high-performance VLSI design

Physical Sciences → Engineering → Electrical and Electronic Engineering

A Dynamically Reconfigurable Asynchronous FPGA Architecture

Metrics

Topics

Related Documents

Dynamically Reconfigurable Multi-Classifier Architecture on FPGA

Implementation of Dynamically Reconfigurable Test Architecture for FPGA Circuits

An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture

A dynamically reconfigurable asynchronous processor

System level asynchronous virtual pipeline on dynamically and partially reconfigurable architecture