BOOK-CHAPTER
An Improved FPGAs-Based Loop Pipeline Scheduling Algorithm for Reconfigurable Compiler
Zhenhua GuoYanxia WuGuoyin ZhangTianxiang Sui
Year: 2013 Lecture notes in computer science Pages: 307-318 Publisher: Springer Science+Business Media
Keywords:
Computer science Compiler Field-programmable gate array Scheduling (production processes) Pipeline (software) Parallel computing Reconfigurable computing Computer architecture Embedded system Algorithm Operating system Engineering
Metrics
0
Cited By
0.00
FWCI (Field Weighted Citation Impact)
13
Refs
0.18
Citation Normalized Percentile
Is in top 1%
Is in top 10%
Topics
Embedded Systems Design Techniques
Physical Sciences → Computer Science → Hardware and Architecture
Parallel Computing and Optimization Techniques
Physical Sciences → Computer Science → Hardware and Architecture
Interconnection Networks and Systems
Physical Sciences → Computer Science → Computer Networks and Communications
Related Documents
JOURNAL ARTICLE
Pipeline Reconfigurable FPGAs
Herman SchmitSrihari CadambiMatthew MoeSeth Copen Goldstein
Journal: The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology Year: 2000 Vol: 24 (2-3)Pages: 129-146
BOOK-CHAPTER
Pipeline Reconfigurable FPGAs
Herman SchmitSrihari CadambiMatthew MoeSeth Copen Goldstein
Year: 2000 Pages: 3-20
JOURNAL ARTICLE
Scheduling Algorithms for Compiler of Loop Pipelining Designs on FPGAs
Zhijian LuYanxia WuZhenhua GuoGuochang Gu
Journal: International Journal of Advancements in Computing Technology Year: 2012 Vol: 4 (23)Pages: 67-78
JOURNAL ARTICLE
Managing pipeline-reconfigurable FPGAs
Srihari CadambiJeffrey WeenerSeth Copen GoldsteinHerman SchmitDonald E. Thomas
Year: 1998 Pages: 55-64