Optimizing OpenCL Implementation of Deep Convolutional Neural Network on FPGA

Yuran Qiao; Junzhong Shen; Dafei Huang; Qianming Yang; Mei Wen; Chunyuan Zhang

doi:10.1007/978-3-319-68210-5_9

ScienceGate Book Chapters

BOOK-CHAPTER

Optimizing OpenCL Implementation of Deep Convolutional Neural Network on FPGA

Yuran Qiao Junzhong Shen Dafei Huang Qianming Yang Mei Wen Chunyuan Zhang

Year: 2017 Lecture notes in computer science Pages: 100-111 Publisher: Springer Science+Business Media

DOI: 10.1007/978-3-319-68210-5_9

Get Full-Text PDF Get Analytical Report

Keywords:

Stratix Field-programmable gate array Computer science Convolutional neural network Embedded system Artificial neural network Parallel computing Computer architecture Artificial intelligence

Metrics

Cited By

1.09

FWCI (Field Weighted Citation Impact)

Refs

0.77

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Advanced Neural Network Applications

Physical Sciences → Computer Science → Computer Vision and Pattern Recognition

Parallel Computing and Optimization Techniques

Physical Sciences → Computer Science → Hardware and Architecture

CCD and CMOS Imaging Sensors

Physical Sciences → Engineering → Electrical and Electronic Engineering

Optimizing OpenCL Implementation of Deep Convolutional Neural Network on FPGA

Metrics

Citation History

Topics

Related Documents

Optimizing convolutional neural network on FPGA under heterogeneous computing framework with OpenCL

Optimizing FPGA-Based Convolutional Neural Network Performance

FPGA-Based Convolutional Neural Network Implementation

Accelerating Deep Convolutional Neural Network Inference Based on OpenCL

Optimizing Accelerator on FPGA for Deep Convolutional Neural Networks