A lifetime-aware analog circuit sizing tool

Engín Afacan; Gönenç Berkol; Günhan Dündar; Alí Emre Pusane; Faík Başkaya

doi:10.1016/j.vlsi.2016.05.004

ScienceGate Book Chapters

JOURNAL ARTICLE

A lifetime-aware analog circuit sizing tool

Engín Afacan Gönenç Berkol Günhan Dündar Alí Emre Pusane Faík Başkaya

Year: 2016 Journal: Integration Vol: 55 Pages: 349-356 Publisher: Elsevier BV

DOI: 10.1016/j.vlsi.2016.05.004

Get Full-Text PDF Get Analytical Report

Keywords:

Sizing Reliability (semiconductor) Circuit reliability Electronic circuit Integrated circuit Computer science CMOS Process (computing) Negative-bias temperature instability Analogue electronics Reliability engineering Electronic engineering Circuit design Engineering Electrical engineering Voltage Power (physics) MOSFET Transistor

Metrics

Cited By

0.96

FWCI (Field Weighted Citation Impact)

Refs

0.81

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Semiconductor materials and devices

Physical Sciences → Engineering → Electrical and Electronic Engineering

Advancements in Semiconductor Devices and Circuit Design

Physical Sciences → Engineering → Electrical and Electronic Engineering

VLSI and FPGA Design Techniques

Physical Sciences → Engineering → Electrical and Electronic Engineering

A lifetime-aware analog circuit sizing tool

Metrics

Citation History

Topics

Related Documents

An efficient reliability simulation tool for lifetime-aware analog circuit synthesis

Variation-aware Analog Circuit Sizing with Classifier Chains

Variation-Aware Analog Circuit Sizing in Carbon Nanotube

Process Variation-Aware Analog Circuit Sizing: Uncertain Optimization

A hybrid Quasi Monte Carlo method for yield aware analog circuit sizing tool