JOURNAL ARTICLE

Implementation of High Speed Viterbi Decoder using FPGA

Amruta J. MandwaleAltaf O. Mulani

Year: 2016 Journal:   International Journal of Engineering Research and Vol: V5 (02)   Publisher: International Research Publication House
Keywords:
Viterbi decoder Field-programmable gate array Computer science Soft output Viterbi algorithm Soft-decision decoder Viterbi algorithm Parallel computing Computer hardware Decoding methods Algorithm Sequential decoding

Metrics

5
Cited By
0.00
FWCI (Field Weighted Citation Impact)
0
Refs
0.02
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Citation History

Topics

Telecommunications and Broadcasting Technologies
Physical Sciences →  Engineering →  Media Technology

Related Documents

BOOK-CHAPTER

High-Speed Viterbi Decoder

Mário Véstias

Advances in information quality and management Year: 2020 Pages: 245-256
JOURNAL ARTICLE

Pipelined Viterbi Decoder Using FPGA

Nayel Al-Zubi

Journal:   Research Journal of Applied Sciences Engineering and Technology Year: 2013 Vol: 5 (4)Pages: 1362-1372
JOURNAL ARTICLE

FPGA Implementation of High Speed and Low Power Viterbi Decoder Using Reverse Algorithm of Convolution Encoder

K. RameshS. Sudha

Journal:   Journal of Computational and Theoretical Nanoscience Year: 2017 Vol: 14 (12)Pages: 5957-5962
JOURNAL ARTICLE

FPGA Implementation of 413.121 MHz and 11.34 mW High Speed Low Power Viterbi Decoder

Pooran SinghSantosh Kr. Vishvakarma

Journal:   International Journal of Modeling and Optimization Year: 2013 Pages: 15-19
© 2026 ScienceGate Book Chapters — All rights reserved.