CMOS Compatible Si-Nanowire Inverter Logic Gate for Low Power Applications

Neha Singh; Kavitha D. Buddharaju; S.C. Rustagi; Selin Hwee-Gee Teo; Abhishek Agarwal; Lionel Wong; Liangxiao Tang; Ching‐Hsuan Tung; Jinran Yu; G. Q. Lo; N. Balasubramanian; D. L. Kwong

doi:10.7567/ssdm.2007.h-5-3

JOURNAL ARTICLE

CMOS Compatible Si-Nanowire Inverter Logic Gate for Low Power Applications

Neha Singh Kavitha D. Buddharaju S.C. Rustagi Selin Hwee-Gee Teo Abhishek Agarwal Lionel Wong Liangxiao Tang Ching‐Hsuan Tung Jinran Yu G. Q. Lo N. Balasubramanian D. L. Kwong

Year: 2007

DOI: 10.7567/ssdm.2007.h-5-3

Get Full-Text PDF Get Analytical Report

Keywords:

Materials science Inverter CMOS Logic gate Nanowire Electronic engineering AND-OR-Invert Pass transistor logic Optoelectronics Electrical engineering Logic family Logic synthesis Transistor Engineering Voltage

Metrics

Cited By

0.31

FWCI (Field Weighted Citation Impact)

Refs

0.67

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Topics

Advancements in Semiconductor Devices and Circuit Design

Physical Sciences → Engineering → Electrical and Electronic Engineering

Semiconductor materials and devices

Physical Sciences → Engineering → Electrical and Electronic Engineering

Nanowire Synthesis and Applications

Physical Sciences → Engineering → Biomedical Engineering

CMOS Compatible Si-Nanowire Inverter Logic Gate for Low Power Applications

Metrics

Topics

Related Documents

Gate-all-around Si-nanowire CMOS inverter logic fabricated using top-down approach

Si-nanowire CMOS inverter logic fabricated using gate-all-around (GAA) devices and top-down approach

Dopant-Free CMOS on SOI: Multi-Gate Si-Nanowire Transistors for Logic and Memory Applications

Dopant-Free CMOS on SOI: Multi-Gate Si-Nanowire Transistors for Logic and Memory Applications

CMOS without Doping on SOI: Multi-Gate Si-Nanowire Transistors for Logic and Memory Applications