New Vlsi Architectures For Parallel Implementation Of The Viterbi Decoder

F. Daneshgaran; K. Yao

doi:10.1109/isit.1991.695191

ScienceGate Book Chapters

JOURNAL ARTICLE

New Vlsi Architectures For Parallel Implementation Of The Viterbi Decoder

F. Daneshgaran K. Yao

Year: 2005 Pages: 135-135

DOI: 10.1109/isit.1991.695191

Get Full-Text PDF Get Analytical Report

Keywords:

Viterbi decoder Computer science Very-large-scale integration Viterbi algorithm Parallel computing Computer architecture Decoding methods Embedded system Telecommunications

Metrics

Cited By

0.00

FWCI (Field Weighted Citation Impact)

Refs

0.22

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Topics

Advanced Wireless Communication Techniques

Physical Sciences → Engineering → Electrical and Electronic Engineering

Coding theory and cryptography

Physical Sciences → Computer Science → Artificial Intelligence

Error Correcting Code Techniques

Physical Sciences → Computer Science → Computer Networks and Communications

New Vlsi Architectures For Parallel Implementation Of The Viterbi Decoder

Metrics

Topics

Related Documents

Novel Viterbi decoder VLSI implementation and its performance

Locally-connected Viterbi decoder architectures and their VLSI implementation for LDPC and convolutional codes

VLSI design and implementation of high-speed Viterbi decoder

VLSI Design and Implementation of a High-Speed Viterbi Decoder

A VLSI implementation of a cascade viterbi decoder with traceback