A novel architecture for discrete chaotic signal generators

Abstract

Application of chaos theory is widely considered as a possible approach to improve communication security, yet various problems have been troubling such attempts. This paper proposed a new architecture to combat these problems. Numerical simulations showed that this architecture could significantly improve the digital chaotic signal generator performance. This paper also presented a method and example to implement the said architecture on FPGA.