JOURNAL ARTICLE

Advanced wafer thinning technologies to enable multichip packages

Abstract

Wafer thinning for advanced packaging methods has gained importance as demand has increased for memory cards, portable computing systems, multiple chip packages (MCPs), and other applications that require thin integrated circuits (ICs). This paper gives an overview of the different industrial wafer thinning techniques - backgrind, poligrind, dry mechanical polishing, chemical mechanical polishing (CMP), wet etch, dry etch, and dice before grind (DBG) - and the challenges encountered during thinning of wafers to less than 100mum. Some reliability issues have also been investigated, including die strength and subsurface damage associated with these processes and mechanical properties, such as surface roughness and wafer warp

Keywords:
Thinning Wafer Wafer-scale integration Computer science Electronic engineering Materials science Engineering Optoelectronics

Metrics

17
Cited By
1.29
FWCI (Field Weighted Citation Impact)
2
Refs
0.83
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Citation History

Topics

3D IC and TSV technologies
Physical Sciences →  Engineering →  Electrical and Electronic Engineering
Electronic Packaging and Soldering Technologies
Physical Sciences →  Engineering →  Electrical and Electronic Engineering
Silicon and Solar Cell Technologies
Physical Sciences →  Engineering →  Electrical and Electronic Engineering

Related Documents

JOURNAL ARTICLE

Multichip thinning technology with temporary bonding for multichip-to-wafer 3D integration

Sungho LeeRui LiangYuki MiwaHisashi KinoTakafumi FukushimaTetsu Tanaka

Journal:   Japanese Journal of Applied Physics Year: 2019 Vol: 59 (SB)Pages: SBBA04-SBBA04
JOURNAL ARTICLE

Wafer-Bonding and Thinning Technologies

Cynthia A. Desmond-ColingeU. Gösele

Journal:   MRS Bulletin Year: 1998 Vol: 23 (12)Pages: 30-34
JOURNAL ARTICLE

Techniques for fabrication of wafer scale interconnections in multichip packages

J. F. McDonaldH.T. LinH.J. GreubR.A. PhilhowerS. Dabral

Journal:   IEEE Transactions on Components Hybrids and Manufacturing Technology Year: 1989 Vol: 12 (2)Pages: 195-205
JOURNAL ARTICLE

Techniques for fabrication of wafer-scale interconnections in multichip packages

Journal:   Microelectronics Reliability Year: 1990 Vol: 30 (4)Pages: 828-828
© 2026 ScienceGate Book Chapters — All rights reserved.