A reconfigurable Viterbi decoder architecture

Abstract

We present the design and implementation of a novel reconfigurable Viterbi decoder which provides dynamic adaptation to different constraint length and code rate convolutional codes. A decoder that supports constraint lengths from 3-7, and code rates 1/2-1/3 has been synthesized on an FPGA. With a throughput of 20 Mbps, the proposed decoder is suitable for use in receiver architectures of the 802.11a wireless local area network and 3G cellular code division multiple access environments. Results show that the area overhead associated with such a reconfigurable implementation as compared to a fixed constraint length 7 implementation is just 2.9%.