A Concurrent Testing Technique for Analog-to-Digital Converters

Abstract

Compaction methods have been successively used for off-line testing of both digital and analog circuits as well as on-line (concurrent) testing of digital circuits. In this work, we extend the use of compaction methods for concurrent testing of analog-to-digital converters. We estimate tolerance bounds for the result of compaction and evaluate the aliasing rate.