Noise Optimization Techniques For 1V 1Ghz Cmos Low-Noise Amplifiers Design

Muneer Khan; Yanjie Wang; R. Raut

doi:10.5281/zenodo.1059347

ScienceGate Book Chapters

JOURNAL ARTICLE

Noise Optimization Techniques For 1V 1Ghz Cmos Low-Noise Amplifiers Design

Muneer Khan Yanjie Wang R. Raut

Year: 2007 Journal: Zenodo (CERN European Organization for Nuclear Research) Publisher: European Organization for Nuclear Research

DOI: 10.5281/zenodo.1059347

Get Full-Text PDF Get Analytical Report

Abstract

A 1V, 1GHz low noise amplifier (LNA) has been designed and simulated using Spectre simulator in a standard TSMC 0.18um CMOS technology.With low power and noise optimization techniques, the amplifier provides a gain of 24 dB, a noise figure of only 1.2 dB, power dissipation of 14 mW from a 1 V power supply.

Keywords:

Noise (video) CMOS Electronic engineering Computer science Amplifier Low-noise amplifier Electrical engineering Engineering Artificial intelligence

Metrics

Cited By

0.00

FWCI (Field Weighted Citation Impact)

Refs

0.05

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Radio Frequency Integrated Circuit Design

Physical Sciences → Engineering → Electrical and Electronic Engineering

Advancements in PLL and VCO Technologies

Physical Sciences → Engineering → Electrical and Electronic Engineering

Analog and Mixed-Signal Circuit Design

Physical Sciences → Engineering → Biomedical Engineering

Noise Optimization Techniques For 1V 1Ghz Cmos Low-Noise Amplifiers Design

Abstract

Metrics

Citation History

Topics

Related Documents

Noise Optimization Techniques For 1V 1Ghz Cmos Low-Noise Amplifiers Design

A 0.65V, 2.4GHz CMOS low-noise amplifiers design with noise optimization

Optimization of CMOS Low Noise Amplifiers

CMOS Low-Noise Amplifier Design Optimization Techniques

Design considerations for CMOS low-noise amplifiers