VLSI Architecture for MRF Based Stereo Matching

Sungchan Park; Chao Chen; Hong Jeong

doi:10.1007/978-3-540-73625-7_8

ScienceGate Book Chapters

BOOK-CHAPTER

VLSI Architecture for MRF Based Stereo Matching

Sungchan Park Chao Chen Hong Jeong

Year: 2007 Lecture notes in computer science Pages: 55-64 Publisher: Springer Science+Business Media

DOI: 10.1007/978-3-540-73625-7_8

Get Full-Text PDF Get Analytical Report

Keywords:

Markov random field Computer science Field-programmable gate array Belief propagation Very-large-scale integration Architecture Computation Stereopsis Coding (social sciences) Parallel computing Matching (statistics) Markov chain Artificial intelligence Computer vision Algorithm Computer hardware Image (mathematics) Embedded system Mathematics Decoding methods Image segmentation

Metrics

Cited By

2.81

FWCI (Field Weighted Citation Impact)

Refs

0.91

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Advanced Vision and Imaging

Physical Sciences → Computer Science → Computer Vision and Pattern Recognition

Advanced Image Processing Techniques

Physical Sciences → Computer Science → Computer Vision and Pattern Recognition

Video Coding and Compression Technologies

Physical Sciences → Computer Science → Signal Processing

VLSI Architecture for MRF Based Stereo Matching

Metrics

Citation History

Topics

Related Documents

Depth-Reliability-Based Stereo-Matching Algorithm and Its VLSI Architecture Design

Architecture of a stereo matching VLSI processor based on hierarchically parallel memory access

Architecture of a Stereo Matching VLSI Processor Based on Hierarchically Parallel Memory Access

VLSI processor for reliable stereo matching based on window-parallel logic-in-memory architecture

Algorithm and VLSI Architecture Co-Design on Efficient Semi-Global Stereo Matching