Reducing Cache Contention of L2 Shared Cache on Multi-Core Processor Architecture

Limin Han; Deyuan Gao; Liwen Shi; Jianfeng An

doi:10.1115/1.859810.paper197

ScienceGate Book Chapters

BOOK-CHAPTER

Reducing Cache Contention of L2 Shared Cache on Multi-Core Processor Architecture

Limin Han Deyuan Gao Liwen Shi Jianfeng An

Year: 2012 ASME eBooks Pages: 1221-1225

DOI: 10.1115/1.859810.paper197

Get Full-Text PDF Get Analytical Report

Keywords:

Computer science Cache Smart Cache Cache invalidation Parallel computing Pipeline burst cache Cache algorithms Multi-core processor Computer architecture Architecture Operating system CPU cache History

Metrics

Cited By

0.00

FWCI (Field Weighted Citation Impact)

Refs

0.07

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Topics

Distributed and Parallel Computing Systems

Physical Sciences → Computer Science → Computer Networks and Communications

Algorithms and Data Compression

Physical Sciences → Computer Science → Artificial Intelligence

Caching and Content Delivery

Physical Sciences → Computer Science → Computer Networks and Communications

Reducing Cache Contention of L2 Shared Cache on Multi-Core Processor Architecture

Metrics

Topics

Related Documents

Reducing cache contention in a multi-core processor via a scheduler

Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture

Cache Memory Architecture for Core Processor

Hybrid Cache Coherence Protocol for Multi-Core Processor Architecture

A Power Saving Cache Architecture for Multi-Core Processor