SINGLE PRECISION FLOATING POINT ARITHMETIC UNIT ARCHITECTURE AND ANALYSIS USING VERILOG

C. RAMA MOHAN, R. VASIM AKRAM, T. RANJITHA DEVI

doi:10.5281/zenodo.12770394

ScienceGate Book Chapters

JOURNAL ARTICLE

SINGLE PRECISION FLOATING POINT ARITHMETIC UNIT ARCHITECTURE AND ANALYSIS USING VERILOG

C. RAMA MOHAN, R. VASIM AKRAM, T. RANJITHA DEVI

Year: 2024 Journal: Zenodo (CERN European Organization for Nuclear Research) Publisher: European Organization for Nuclear Research

DOI: 10.5281/zenodo.12770394

Get Full-Text PDF Get Analytical Report

Keywords:

Floating point Floating-point unit Single-precision floating-point format Double-precision floating-point format Verilog Arbitrary-precision arithmetic Point (geometry) Saturation arithmetic

Metrics

Cited By

0.00

FWCI (Field Weighted Citation Impact)

Refs

0.45

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Topics

Fluid Dynamics Simulations and Interactions

Physical Sciences → Engineering → Computational Mechanics

Wave and Wind Energy Systems

Physical Sciences → Engineering → Ocean Engineering

Hydraulic flow and structures

Physical Sciences → Engineering → Civil and Structural Engineering

SINGLE PRECISION FLOATING POINT ARITHMETIC UNIT ARCHITECTURE AND ANALYSIS USING VERILOG

Metrics

Topics

Related Documents

SINGLE PRECISION FLOATING POINT ARITHMETIC UNIT ARCHITECTURE AND ANALYSIS USING VERILOG

Design and Analysis of Multimode Single Precision Floating Point Arithmetic Unit Using Verilog

An FPGA Based Floating Point Arithmetic Unit Using Verilog

Design of Single Precision Floating Point Arithmetic Logic Unit

VLSI implementation of a high speed single precision floating point unit using verilog