Low-Power Resource-Efficient FPGA Implementation of Modified FitzHugh–Nagumo Neuron for Spiking Neural Networks

Reza Badiei; Somayeh Timarchi; Alireza Zakaleh

doi:10.1109/tcsii.2025.3615935

ScienceGate Book Chapters

JOURNAL ARTICLE

Low-Power Resource-Efficient FPGA Implementation of Modified FitzHugh–Nagumo Neuron for Spiking Neural Networks

Reza Badiei Somayeh Timarchi Alireza Zakaleh

Year: 2025 Journal: IEEE Transactions on Circuits & Systems II Express Briefs Vol: 72 (11)Pages: 1780-1784 Publisher: Institute of Electrical and Electronics Engineers

DOI: 10.1109/tcsii.2025.3615935

Get Full-Text PDF Get Analytical Report

Keywords:

Metrics

Cited By

0.00

FWCI (Field Weighted Citation Impact)

Refs

0.40

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Topics

Advanced Memory and Neural Computing

Physical Sciences → Engineering → Electrical and Electronic Engineering

Neural Networks and Applications

Physical Sciences → Computer Science → Artificial Intelligence

Neural Networks and Reservoir Computing

Physical Sciences → Computer Science → Artificial Intelligence

Low-Power Resource-Efficient FPGA Implementation of Modified FitzHugh–Nagumo Neuron for Spiking Neural Networks

Metrics

Topics

Related Documents

Spintronic FitzHugh–Nagumo spiking neuron device for spiking neural networks

An Analog Implementation of FitzHugh-Nagumo Neuron Model for Spiking Neural Networks

A Low-Resource Digital Implementation of the Fitzhugh-Nagumo Neuron

Efficient neuron architecture for FPGA-based spiking neural networks

FPGA implementation of a modified FitzHugh-Nagumo neuron based causal neural network for compact internal representation of dynamic environments