An Efficient RISC-V Vector Coprocessor for Heart Rate Variability Detection on Edge

Uday Kiran Pedada; Tarun Sharma; Deepank Grover; Sujay Deb

doi:10.1109/vlsid64188.2025.00086

ScienceGate Book Chapters

JOURNAL ARTICLE

An Efficient RISC-V Vector Coprocessor for Heart Rate Variability Detection on Edge

Uday Kiran Pedada Tarun Sharma Deepank Grover Sujay Deb

Year: 2025 Pages: 427-432

DOI: 10.1109/vlsid64188.2025.00086

Get Full-Text PDF Get Analytical Report

Keywords:

Coprocessor Computer science Enhanced Data Rates for GSM Evolution Reduced instruction set computing Embedded system Parallel computing Artificial intelligence Instruction set

Metrics

Cited By

4.43

FWCI (Field Weighted Citation Impact)

Refs

0.81

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Heart Rate Variability and Autonomic Control

Health Sciences → Medicine → Cardiology and Cardiovascular Medicine

Non-Invasive Vital Sign Monitoring

Physical Sciences → Engineering → Biomedical Engineering

Advanced Chemical Sensor Technologies

Physical Sciences → Engineering → Biomedical Engineering

Related Documents

JOURNAL ARTICLE

Vitruvius+: An Area-Efficient RISC-V Decoupled Vector Coprocessor for High Performance Computing Applications

Francesco Minervini Oscar Palomar Osman Ünsal Enrico Reggiani Josue V. Quiroga Joan Marimon Carlos Rojas Roger Figueras Abraham Ruiz Alberto González Jonnatan Mendoza Ivan Vargas Valdivieso César Alejandro Hernández Joan Cabré Lina Khoirunisya Mustapha Bouhali Julián Pavón Francesc Moll Mauro Olivieri Mario Kovač Mate Kovač Leon Dragić Mateo Valero Adrián Cristal

Journal: ACM Transactions on Architecture and Code Optimization Year: 2022 Vol: 20 (2)Pages: 1-25

JOURNAL ARTICLE

Quadrilatero: A RISC-V programmable matrix coprocessor for low-power edge applications

Danilo Cammarata Matteo Perotti Marco Bertuletti Angelo Garofalo Pasquale Davide Schiavone David Atienza Luca Benini

Year: 2025 Pages: 66-69

JOURNAL ARTICLE

Vicuna: A Timing-Predictable RISC-V Vector Coprocessor for Scalable Parallel Computation

Michael Platzer Peter Puschner

Journal: Leibniz-Zentrum für Informatik (Schloss Dagstuhl) Year: 2021

JOURNAL ARTICLE

A Flexible Dual-Mode and Efficient RISC-V Coprocessor for On-Node FFT Acceleration in Edge Sensing

P. Cao Han Wang H. Cao Zhipeng Wu Yu Liu

Journal: IEEE Embedded Systems Letters Year: 2025 Pages: 1-1

JOURNAL ARTICLE

A Universal Accelerated Coprocessor for Object Detection Based on RISC-V

Dongyan Wu Yuzhou Liu Chongben Tao

Journal: Electronics Year: 2023 Vol: 12 (3)Pages: 475-475