Design and Implementation of 32-bit RISC-V Processor Using Verilog

C. P. Vijay; Prabha Niranjan; M. J. Dileep Kumar

doi:10.1109/discover62353.2024.10750638

ScienceGate Book Chapters

JOURNAL ARTICLE

Design and Implementation of 32-bit RISC-V Processor Using Verilog

C. P. Vijay Prabha Niranjan M. J. Dileep Kumar

Year: 2024 Pages: 181-186

DOI: 10.1109/discover62353.2024.10750638

Get Full-Text PDF Get Analytical Report

Keywords:

Computer science Reduced instruction set computing Verilog Computer architecture 32-bit Bit (key) Processor design Embedded system Computer hardware Parallel computing Instruction set Field-programmable gate array Computer network

Metrics

Cited By

1.00

FWCI (Field Weighted Citation Impact)

Refs

0.70

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Embedded Systems Design Techniques

Physical Sciences → Computer Science → Hardware and Architecture

CCD and CMOS Imaging Sensors

Physical Sciences → Engineering → Electrical and Electronic Engineering

VLSI and Analog Circuit Testing

Physical Sciences → Computer Science → Hardware and Architecture

Design and Implementation of 32-bit RISC-V Processor Using Verilog

Metrics

Citation History

Topics

Related Documents

Design of 32 bit synchronous RISC-V reversible gates processor using verilog

Implement 32-bit RISC-V Architecture Processor using Verilog HDL

Design of 32 Bit RISC V Processor

DESIGN AND SIMULATION OF A 32-BIT RISC BASED MIPS PROCESSOR USING VERILOG

Design And Implementation Of 32 – Bit Risc Processor Using Xilinx