Moiré Synaptic Transistor for Homogeneous-Architecture Reservoir Computing

Abstract

Reservoir computing has been considered as a promising intelligent computing paradigm for effectively processing complex temporal information. Exploiting tunable and reproducible dynamics in the single electronic device have been desired to implement the “reservoir” and the “readout” layer of reservoir computing system. Two-dimensional moiré materials, with an artificial lattice constant many times larger than the atomic length scale, are one type of most studied artificial quantum materials in community of material science and condensed-matter physics over the past years. These materials are featured with gate-tunable periodic potential and electronic correlation, thus varying the electric field allows the electrons in the moiré potential per unit cell to exhibit distinct and reproducible dynamics, showing great promise in robust reservoir computing. Here, we report that a moiré synaptic transistor can be used to implement the reservoir computing system with a homogeneous reservoir-readout architecture. The synaptic transistor is fabricated based on an h-BN/bilayer graphene/h-BN moiré heterostructure, exhibiting ferroelectricity-like hysteretic gate voltage dependence of resistance. Varying the magnitude of the gate voltage enables the moiré transistor to switch between long-term memory and short-term memory with nonlinear dynamics. By employing the short- and long-term memories as the reservoir nodes and weights of the readout layer, respectively, we construct a full-moiré physical neural network and demonstrate that the classification accuracy of 90.8% can be achieved for the MNIST (Modified National Institute of Standards and Technology) handwritten digits database. Our work would pave the way towards the development of neuromorphic computing based on moiré materials.