A W-Band Low Noise Amplifier with High Gain and Low Noise Figure in 65-nm CMOS
Abstract
This paper presents a 94 GHz CMOS low-noise amplifier (LNA) with high gain and low noise figure (NF) for W-band frequency modulated continuous-wave (FMCW) radar applications. To reduce the NF and increase the gain, a differential transconductance enhanced (Gm-boosting) cascode structure based on transformer-coupled is proposed and applied in each stage. Furthermore, to increase the operating bandwidth and reduce the chip area, all the interstage matching is realized by the transformer. Using 65-nm CMOS technology, the proposed three-stage differential LNA realizes the peak gain of 26.2 dB and the minimum NF of 6.76 dB across 90-100 GHz. The chip area is only 0.28 mm 2 including pads.
Metrics
Citation History
Topics
Related Documents
A 140 GHz Low-Noise Amplifier with 22-dB Gain and 8.2-dB Noise Figure in 65-nm CMOS
Chin‐Li LuYunshan WangChau-Ching ChiongHuei Wang
A K-Band Variable Gain Low-Noise Amplifier with Low Phase Variation in 65-nm CMOS
Depeng ChengLianming LiMin XieXu WuLong HeBin Sheng
A $D$-Band Wideband High-Gain Low-Noise Amplifier in 55-nm CMOS
Design of 94-GHz High-Gain Differential Low-Noise Amplifier Using 65-nm CMOS
Hyunwoo SeoJae-hyun ParkJun-Seong KimByung‐Sung Kim