JOURNAL ARTICLE

A PUF design for secure FPGA-based embedded systems

Abstract

The concept of having an integrated circuit (IC) generate its own unique digital signature has broad application in areas such as embedded systems security, and IP/IC counter-piracy. Physically unclonable functions (PUFs) are circuits that compute a unique signature for a given IC based on the process variations inherent in the IC manufacturing process. This paper presents the first PUF design specifically targeted for field-programmable gate arrays (FPGAs). Our novel design makes use of the underlying FPGA architecture, and unlike prior published PUFs, the proposed PUF can be naturally embedded into a design's HDL, consuming very little area, and does not require the use of "hard macros" with fixed routing. Measured results on the Xilinx Virtex-5 65 nm FPGA demonstrate PUF signatures to be both unique and reliable under temperature variation.

Keywords:
Field-programmable gate array Embedded system Routing (electronic design automation) Computer science Signature (topology) Process (computing) Physical unclonable function Integrated circuit Digital signature Logic synthesis Computer architecture Integrated circuit design Virtex Computer hardware Logic gate Arbiter Operating system

Metrics

118
Cited By
4.64
FWCI (Field Weighted Citation Impact)
15
Refs
0.96
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Citation History

Topics

Physical Unclonable Functions (PUFs) and Hardware Security
Physical Sciences →  Computer Science →  Hardware and Architecture
Integrated Circuits and Semiconductor Failure Analysis
Physical Sciences →  Engineering →  Electrical and Electronic Engineering
Advanced Memory and Neural Computing
Physical Sciences →  Engineering →  Electrical and Electronic Engineering

Related Documents

JOURNAL ARTICLE

A PUF design for secure FPGA-based embedded systems

Jason H. Anderson

Journal:   Asia and South Pacific Design Automation Conference Year: 2010 Pages: 1-6
JOURNAL ARTICLE

Embedded systems design using FPGA

Prashant Patel

Year: 2006 Pages: 1 pp.-1 pp.
© 2026 ScienceGate Book Chapters — All rights reserved.