Design of a Convolutional Neural Network Instruction Set Based on RISC-V and Its Microarchitecture Implementation

Qiang Jiao; Wei Hu; Yuan Wen; Yong Dong; Zhenhao Li; Yu Gan

doi:10.1007/978-3-030-60239-0_6

ScienceGate Book Chapters

BOOK-CHAPTER

Design of a Convolutional Neural Network Instruction Set Based on RISC-V and Its Microarchitecture Implementation

Qiang Jiao Wei Hu Yuan Wen Yong Dong Zhenhao Li Yu Gan

Year: 2020 Lecture notes in computer science Pages: 82-96 Publisher: Springer Science+Business Media

DOI: 10.1007/978-3-030-60239-0_6

Get Full-Text PDF Get Analytical Report

Keywords:

Computer science x86 Microarchitecture Convolutional neural network Correctness Computer architecture Field-programmable gate array Instruction set Set (abstract data type) VHDL Computer engineering Reduced instruction set computing Convolution (computer science) Parallel computing Embedded system Software Artificial neural network Artificial intelligence Programming language

Metrics

Cited By

0.12

FWCI (Field Weighted Citation Impact)

Refs

0.51

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Advanced Neural Network Applications

Physical Sciences → Computer Science → Computer Vision and Pattern Recognition

CCD and CMOS Imaging Sensors

Physical Sciences → Engineering → Electrical and Electronic Engineering

Advanced Image and Video Retrieval Techniques

Physical Sciences → Computer Science → Computer Vision and Pattern Recognition

Design of a Convolutional Neural Network Instruction Set Based on RISC-V and Its Microarchitecture Implementation

Metrics

Citation History

Topics

Related Documents

Design of Convolutional Neural Network Accelerator Based on RISC-V

Special Instruction Set Processor for Convolutional Neural Network Based on RISC-V

A Reconfigurable Convolutional Neural Network-Accelerated Coprocessor Based on RISC-V Instruction Set

Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors

Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V