Design and Implementation of 32-bit MIPS-Based RISC Processor

Sumit Patra; Sunil Kumar; Swati Verma; Arvind Kumar

doi:10.1007/978-981-32-9775-3_68

ScienceGate Book Chapters

BOOK-CHAPTER

Design and Implementation of 32-bit MIPS-Based RISC Processor

Sumit Patra Sunil Kumar Swati Verma Arvind Kumar

Year: 2019 Lecture notes in electrical engineering Pages: 747-757 Publisher: Springer Science+Business Media

DOI: 10.1007/978-981-32-9775-3_68

Get Full-Text PDF Get Analytical Report

Keywords:

Computer science Reduced instruction set computing Compiler Pipeline (software) 32-bit Embedded system Processor design Microarchitecture Computer architecture 16-bit Computer hardware Parallel computing Instruction set Operating system

Metrics

Cited By

0.64

FWCI (Field Weighted Citation Impact)

Refs

0.73

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Low-power high-performance VLSI design

Physical Sciences → Engineering → Electrical and Electronic Engineering

Embedded Systems Design Techniques

Physical Sciences → Computer Science → Hardware and Architecture

Parallel Computing and Optimization Techniques

Physical Sciences → Computer Science → Hardware and Architecture

Design and Implementation of 32-bit MIPS-Based RISC Processor

Metrics

Citation History

Topics

Related Documents

Design and Implementation of 32 bit MIPS based RISC Processor

32-Bit MIPS RISC Processor

Implementation of a 32-bit MIPS based RISC processor using Cadence

Design of 32 bit (MIPS) RISC PROCESSOR using FPGA

RISC processor implementation 32-bit MIPS-based: an approach to teaching and learning