FPGA Accelerator Design Using OpenCL

Hasitha Muthumala Waidyasooriya; Masanori Hariyama; Kunio Uchiyama

doi:10.1007/978-3-319-68161-0_3

ScienceGate Book Chapters

BOOK-CHAPTER

FPGA Accelerator Design Using OpenCL

Hasitha Muthumala Waidyasooriya Masanori Hariyama Kunio Uchiyama

Year: 2017 Pages: 29-43

DOI: 10.1007/978-3-319-68161-0_3

Get Full-Text PDF Get Analytical Report

Keywords:

Debugging Emulation Computer science Field-programmable gate array Profiling (computer programming) Computer architecture Embedded system Process (computing) Design process Operating system Work in process Engineering

Metrics

Cited By

0.00

FWCI (Field Weighted Citation Impact)

Refs

0.21

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

Embedded Systems Design Techniques

Physical Sciences → Computer Science → Hardware and Architecture

Parallel Computing and Optimization Techniques

Physical Sciences → Computer Science → Hardware and Architecture

VLSI and Analog Circuit Testing

Physical Sciences → Computer Science → Hardware and Architecture

FPGA Accelerator Design Using OpenCL

Metrics

Citation History

Topics

Related Documents

Design of an FPGA-Based FDTD Accelerator Using OpenCL

An Efficient FPGA Accelerator Design for Optimized CNNs Using OpenCL

An FPGA Accelerator for Molecular Dynamics Simulation Using OpenCL

Design and Implementation of OpenCL-Based FPGA Accelerator for YOLOv2

An FPGA accelerator for PatchMatch multi-view stereo using OpenCL