JOURNAL ARTICLE

Convolutional neural network acceleration with hardware/software co-design

Keywords:
Computer science Field-programmable gate array Convolutional neural network Hardware acceleration Software Flexibility (engineering) Process (computing) Embedded system Image processing Computer hardware Artificial neural network Artificial intelligence Computer architecture Image (mathematics) Programming language

Metrics

16
Cited By
1.32
FWCI (Field Weighted Citation Impact)
54
Refs
0.83
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Citation History

Topics

CCD and CMOS Imaging Sensors
Physical Sciences →  Engineering →  Electrical and Electronic Engineering
Advanced Memory and Neural Computing
Physical Sciences →  Engineering →  Electrical and Electronic Engineering
Advanced Vision and Imaging
Physical Sciences →  Computer Science →  Computer Vision and Pattern Recognition

Related Documents

BOOK-CHAPTER

Hardware-Software Co-design for Deep Neural Network Acceleration

Yanwei WangBingbing LiLu LuJiangwei WangRengang LiHongwei Kan

Communications in computer and information science Year: 2023 Pages: 221-230
JOURNAL ARTICLE

Convolutional Neural Network Model Compression Method for Software—Hardware Co-Design

Seojin JangWei LiuYong-Beom Cho

Journal:   Information Year: 2022 Vol: 13 (10)Pages: 451-451
BOOK-CHAPTER

A Software-Hardware Co-design Platform for Convolutional Neural Network Accelerator with Tengine

Zhiwei LiuShangwen SuiWeishi LuBin YuAo Li

Lecture notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering Year: 2025 Pages: 169-178
BOOK-CHAPTER

Hardware/Software Co-design for Convolutional Neural Networks Acceleration: A Survey and Open Issues

Cuong Pham‐QuocXuan-Quang NguyenTran Ngoc Thinh

Lecture notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering Year: 2021 Pages: 164-178
© 2026 ScienceGate Book Chapters — All rights reserved.