Convolutional neural network acceleration with hardware/software co-design

Andrew Chen; Morteza Biglari-Abhari; Kevin I‐Kai Wang; Abdesselam Bouzerdoum; Fok Hing Chi Tivive

doi:10.1007/s10489-017-1007-z

ScienceGate Book Chapters

JOURNAL ARTICLE

Convolutional neural network acceleration with hardware/software co-design

Andrew Chen Morteza Biglari-Abhari Kevin I‐Kai Wang Abdesselam Bouzerdoum Fok Hing Chi Tivive

Year: 2017 Journal: Applied Intelligence Publisher: Springer Science+Business Media

DOI: 10.1007/s10489-017-1007-z

Get Full-Text PDF Get Analytical Report

Keywords:

Computer science Field-programmable gate array Convolutional neural network Hardware acceleration Software Flexibility (engineering) Process (computing) Embedded system Image processing Computer hardware Artificial neural network Artificial intelligence Computer architecture Image (mathematics) Programming language

Metrics

Cited By

1.32

FWCI (Field Weighted Citation Impact)

Refs

0.83

Citation Normalized Percentile

Is in top 1%

Is in top 10%

Citation History

Topics

CCD and CMOS Imaging Sensors

Physical Sciences → Engineering → Electrical and Electronic Engineering

Advanced Memory and Neural Computing

Physical Sciences → Engineering → Electrical and Electronic Engineering

Advanced Vision and Imaging

Physical Sciences → Computer Science → Computer Vision and Pattern Recognition

Convolutional neural network acceleration with hardware/software co-design

Metrics

Citation History

Topics

Related Documents

Hardware-Software Co-design for Deep Neural Network Acceleration

Convolutional Neural Network Model Compression Method for Software—Hardware Co-Design

A Software-Hardware Co-design Platform for Convolutional Neural Network Accelerator with Tengine

Hardware/Software Co-design for Convolutional Neural Networks Acceleration: A Survey and Open Issues

From model to FPGA: Software-hardware co-design for efficient neural network acceleration