Fault–tolerant architecture for serial–parallel multipliers

Abstract

An efficient fault–tolerant architecture for use in serial–parallel multipliers is proposed. This architecture uses a time redundancy method together with the technique of a fast serial–parallel multiplier to achieve both error detection and error location with small time and hardware overheads. The design is most suitable for use in VLSI circuits and digital signal processing applications where serial data is available.