BOOK-CHAPTER

A VLSI array processor for image and signal processing

Stephen Pass

Year: 1985 Institution of Engineering and Technology eBooks Pages: 218-220   Publisher: Institution of Engineering and Technology

Abstract

The GEC Rectangular Image and Data ("GRID" see footnote) processor has the typical SIMD architecture exhibited by such machines as the UCL CLIP4 (Duff, 1980), ICL DAP (Reddaway, 1973) and NASA MPP (Batcher 1980). It has been developed to provide a powerful and flexible system suitable for image and signal processing applications. The major system components have been designed in custom VLSI, giving the GRID a considerable size advantage over existing parallel array processors. This chapter describes both the hardware and software aspects of the GRID system and presents some of the algorithm work relating to the system's image and signal processing capabilities.

Keywords:
SIMD Very-large-scale integration Computer science Image processing Grid Signal processing Computer hardware SIGNAL (programming language) Software Digital image processing Parallel computing Computer architecture Embedded system Image (mathematics) Digital signal processing Artificial intelligence

Metrics

0
Cited By
0.00
FWCI (Field Weighted Citation Impact)
0
Refs
0.26
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Topics

CCD and CMOS Imaging Sensors
Physical Sciences →  Engineering →  Electrical and Electronic Engineering
Embedded Systems Design Techniques
Physical Sciences →  Computer Science →  Hardware and Architecture
Neural Networks and Applications
Physical Sciences →  Computer Science →  Artificial Intelligence

Related Documents

JOURNAL ARTICLE

Image Processing On A Versatile VLSI Array Processor

Ming-Yang Chern

Journal:   Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE Year: 1985 Vol: 0579 Pages: 320-320
JOURNAL ARTICLE

VLSI processor for image processing

Maki SugaiA. KanumaK. SuzukiMikio Kubo

Journal:   Proceedings of the IEEE Year: 1987 Vol: 75 (9)Pages: 1160-1166
JOURNAL ARTICLE

VLSI Architecture for Ultrasound Array Signal Processor

Laseena C. A

Journal:   International Journal of Engineering Research and Year: 2016 Vol: V5 (01)
© 2026 ScienceGate Book Chapters — All rights reserved.