Novel 16-Bit and 32-Bit Group High Speed BCD Adders

Abstract

The VLSI binary adder is the basic building block in any computation unit.It is widely used in the arithmetic logic unit, memory addressing computation and in many other places.In this paper the binary adder is presented with keeping in mind speed, power and finally area.In this paper the BCD adder is designed using the mixed approach such as hierarchical, muxing and variable grouping techniques.The design and result are presented in this paper.