JOURNAL ARTICLE

A high throughput digital Rank Order Filter in 0.18um CMOS technology

Abstract

A high throughput digital Rank Order Filter (ROF) based on a modified bit-level algorithm has been implemented by using 0.18 μm CMOS technology and is presented in this paper. Parallel processing technique is used to increase the Filter speed and throughput. The proposed ROF is capable of giving the element of a certain rank from a given sequence of N elements in each window in each clock pulse by parallely operating M number of Rank Selection Circuits (RSCs). The performance of the proposed filter was investigated through Spice simulation. The simulation result was compared with that obtained from post fit simulation using FPGA.

Keywords:
CMOS Throughput Computer science Filter (signal processing) Spice Rank (graph theory) Field-programmable gate array Digital filter Electronic engineering Computer hardware Algorithm Engineering Mathematics Telecommunications

Metrics

0
Cited By
0.00
FWCI (Field Weighted Citation Impact)
8
Refs
0.20
Citation Normalized Percentile
Is in top 1%
Is in top 10%

Topics

Advanced Adaptive Filtering Techniques
Physical Sciences →  Engineering →  Computational Mechanics
Blind Source Separation Techniques
Physical Sciences →  Computer Science →  Signal Processing
Digital Filter Design and Implementation
Physical Sciences →  Computer Science →  Signal Processing
© 2026 ScienceGate Book Chapters — All rights reserved.