A new ultra-wideband 0.18-μm CMOS sampling receiver frontend was developed. It includes a low-noise amplifier (LNA) and a sampler and achieves high gain, fast sampling, low noise figure, low power consumption, and enhanced RF-power efficiency. The LNA and sample-and-hold capacitor are switched using two synchronized strobes generated on-chip. Measured results show performance of 9 to 12 dB voltage conversion gain, 16 to 25 dB noise figure, and power consumption of only 21.6 mW (with buffer) and 11.7 mW (without buffer) across DC to 3.5 GHz with 100-MHz sampling frequency.
Meng MiaoCuong HuynhCam Nguyen
Tao YuanYuanjin ZhengChyuen-Wei AngLe‐Wei Li
C.M. KellerJustin BurkhartT. Phuong
Siva V. ThyagarajanShin‐Won KangAli M. Niknejad